Abstract-Ternary Content Addressable Memories (TCAMs) have become the de facto standard in industry for fast packet classification. Unfortunately, TCAMs have limitations of small capacity, high power consumption, high heat generation, and high cost. The well-known range expansion problem exacerbates these limitations as each classifier rule typically has to be converted to multiple TCAM rules. One method for coping with these limitations is to use compression schemes to reduce the number of TCAM rules required to represent a classifier. Unfortunately, all existing compression schemes only produce prefix classifiers. Thus, they all miss the compression opportunities created by non-prefix ternary classifiers.
I. INTRODUCTION

A. Background on TCAM-Based Packet Classification
Packet classification is the core mechanism that enables many networking devices, such as routers and firewalls, to perform services such as packet filtering, virtual private networks (VPNs), network address translation (NAT), quality of service (QoS), load balancing, traffic accounting and monitoring, differentiated services (Diffserv), etc. The essential problem is to compare each packet with a list of predefined rules, which we call a packet classifier, and find the first (i.e., highest priority) rule that the packet matches. Table I shows an example packet classifier of three rules. The format of these rules is based upon the format used in Access Control Lists (ACLs) on Cisco routers. In this paper we use the terms packet classifiers, ACLs, rule lists, and lookup tables interchangeably.
Hardware-based packet classification using Ternary Content Addressable Memories (TCAMs) is now the de facto industry [1] , [9] . TCAM-based packet classification is widely used because Internet routers need to classify every packet on the wire. Although software based packet classification has been extensively studied (see survey paper [24] ), these techniques cannot match the wire speed performance of TCAMbased packet classification systems.
As a traditional random access memory chip receives an address and returns the content of the memory at that address, a TCAM chip works in a reverse manner: it receives content and returns the address of the first entry where the content lies in the TCAM in constant time (i.e., a few clock cycles). Exploiting this hardware feature, TCAM-based packet classifiers store a rule in each entry as an array of 0's, 1's, or *'s (don'tcare values). A packet header (i.e., a search key) matches an entry if and only if their corresponding 0's and 1's match. Given a search key to a TCAM, the hardware circuits compare the key with all its occupied entries in parallel and return the index (or the content, depending on the chip architecture and configuration,) of the first matching entry.
B. Motivation for TCAM-based Classifier Compression
Although TCAM-based packet classification is currently the de facto standard in industry, TCAMs do have several limitations. First, TCAM chips have limited capacity. The largest available TCAM chip has a capacity of 36 megabits (Mb). Smaller TCAM chips are the most popular due to the other limitations of TCAM chips stated below. Second, TCAMs require packet classification rules to be in ternary format. This leads to the well-known range expansion problem, i.e., converting packet classification rules to ternary format results in a much larger number of TCAM rules, which exacerbates the problem of limited capacity TCAMs. In a typical packet classification rule, the three fields of source and destination IP addresses and protocol type are specified as prefixes (e.g., 1011****) where all the *s are at the end of the ternary string, so the fields can be directly stored in a TCAM. However, the remaining two fields of source and destination port numbers are specified in ranges (i.e., integer intervals such as [1, 65534] ), which need to be converted to one or more prefixes before being stored in a TCAM. This can lead to a significant increase in the number of TCAM entries needed to encode a rule. For example, 30 prefixes are needed to represent the single range [1, 65534] , so 30 × 30 = 900 TCAM entries are required to represent the single rule 1 in Table I . Third, TCAM chips consume lots of power. The power consumption of a TCAM chip is about 1.85 Watts per Mb [2] . This is roughly 30 times larger than a comparably sized SRAM chip [10] . TCAMs consume lots of power because every memory access searches the entire active memory in parallel. That is, a TCAM is not just memory, but memory and a (very fast) parallel search system. Fourth, TCAMs generate lots of heat due to their high power consumption. Fifth, a TCAM chip occupies a large footprint on a line card. A TCAM chip occupies 6 times (or more) board space than an equivalent capacity SRAM chip [10] . For networking devices such as routers, area efficiency of the circuit board is a critical issue. Finally, TCAMs are expensive, costing hundreds of dollars even in large quantities. TCAM chips often cost more than network processors [11] . The high price of TCAMs is mainly due to their large die area, not their market size [10] . Power consumption, heat generation, board space, and cost lead to system designers using smaller TCAM chips than the largest available. For example, TCAM components are often restricted to at most 10% of an entire board's power budget, so a 36 Mb TCAM may not be deployable on many routers due to power consumption reasons.
While TCAM-based packet classification is the current industry standard, the above limitations imply that existing TCAM-based solutions may not be able to scale up to meet the future packet classification needs of the rapidly growing Internet. Specifically, packet classifiers are growing rapidly in size and width due to several causes. First, the deployment of new Internet services and the rise of new security threats lead to larger and more complex packet classification rule sets. While traditional packet classification rules mostly examine the five standard header fields, new classification applications begin to examine addition fields such as classifier-id, protocol flags, ToS (type of service), switch-port numbers, security tags, etc. Second, with the increasing adoption of IPv6, the number of bits required to represent source and destination IP address will grow from 64 to 256. The size and width growth of packet classifiers puts more demand on TCAM capacity, power consumption, and heat dissipation.
To address the above TCAM limitations and ensure the scalability of TCAM-based packet classification, we study the following TCAM-based classifier compression problem: given a packet classifier, we want to efficiently generate a semantically equivalent packet classifier that requires fewer TCAM entries. Note that two packet classifiers are (semantically) equivalent if and only if they have the same decision for every packet. TCAM-based classifier compression helps to address the limited capacity of deployed TCAMs because reducing the number of TCAM entries effectively increases the fixed capacity of a chip. Reducing the number of rules in a TCAM directly reduces power consumption and heat generation because the energy consumed by a TCAM grows linearly with the number of ternary rules it stores [27] . Finally, TCAM-based classifier compression lets us use smaller TCAMs, which results in less power consumption, less heat generation, less board space, and lower hardware cost.
C. Limitations of Prior Art
All prior TCAM-based classifier compression schemes (i.e., [3] , [6] , [7] , [13] , [16] , [23] ) suffer from one fundamental limitation: they only produce prefix classifiers, which means they all miss some opportunities for compression. A prefix classifier is a classifier in which every rule is a prefix rule. In a prefix rule, each field is specified as a prefix bit string (e.g., 01**) where *s all appear at the end. In a ternary rule, each field is a ternary bit string (e.g., 0**1) where * can appear at any position. Every prefix rule is a ternary rule, but not vice versa. Because all previous compression schemes can only produce prefix rules, they miss the compression opportunities created by non-prefix ternary rules.
D. Our Bit Weaving Approach
In this paper, we propose bit weaving, a new TCAM-based classifier compression scheme that is not limited to producing prefix classifiers. The basic idea of bit weaving is simple: adjacent TCAM entries that have the same decision and have a hamming distance of one (i.e., differ by only one bit) can be merged into one entry by replacing the bit in question with *. Bit weaving applies two new techniques, bit swapping and bit merging, to first identify and then merge such rules together. Bit swapping first cuts a rule list into a series of partitions. Within each partition, a single permutation is applied to each rule's predicate to produce a reordered rule predicate, which forms a single prefix where all *'s are at the end of the rule predicate. This single prefix format allows us to use existing dynamic programming techniques [16] , [23] to find a minimal TCAM table for each partition in polynomial time. Bit merging then finds and merges mergeable rules from each partition. After bit merging, we revert all ternary strings back to their original bit permutation to produce the final TCAM table. We name our solution bit weaving because it manipulates bit ordering in a ternary string much like a weaver manipulates the position of threads.
The example in Figure 1 shows that bit weaving can further compress a minimal prefix classifier. The input classifier has 5 prefix rules with three decisions (0, 1, and 2) over two fields 1 and 2 , where each field has two bits. Bit weaving compresses this minimal prefix classifier with 5 rules down to 3 ternary rules as follows. First, it cuts the input prefix classifier into two partitions which are the first two rules and the last three rules, respectively. Second, it swaps bit columns in each partition to make the two-dimensional rules into onedimension prefix rules. In this example, in the second partition, the second and the fourth columns are swapped. We call the above two steps bit swapping. Third, we treat each partition as a one-dimensional prefix rule list and generate a minimal prefix representation. In this example, the second partition is minimized to 2 prefix rules. Fourth, in each partition, we detect and merge rules that differ by a single bit. In the first partition, the two rules are merged. We call this step bit merging. Finally, we revert each partition back to its original bit order. In this example, for the second partition after minimization, we swap the second and the fourth columns again to recover the original bit order. The final output is a ternary packet classifier with only 3 rules. 
E. Technical Challenges
To implement bit weaving, we must solve several challenging technical problems. First, we need to develop an algorithm that partitions a rule list into the least number of partitions. Second, we must develop an algorithm that permutes the bit columns within each partition to produce one-dimensional prefix rule lists. Third, we must adapt existing one-dimensional prefix rule list minimization algorithms (i.e., [16] , [23] ) to minimize incomplete one-dimensional rule lists. A rule list is complete if and only if for any packet, the list has a rule that the packet matches. Finally, we must develop algorithms to detect and then merge mergeable rules within each partition.
F. Our Contributions
Our bit weaving approach has many significant benefits. First, it is the first TCAM compression method that can create non-prefix classifiers. All previous compression methods [6] , [12] , [14] , [16] generate only prefix classifiers. This restriction to prefix format may miss important compression opportunities. Second, it is the first efficient compression method with a polynomial worst-case running time with respect to the number of fields in each rule. Third, it is orthogonal to other techniques, which means that it can be run as a pre/postprocessing routine in combination with other compression techniques. In particular, bit weaving complements TCAM Razor [16] nicely. In our experiments on real-world classifiers, bit weaving outperforms TCAM Razor on classifiers that do not have significant range expansion. Fourth, it supports fast incremental updates to classifiers.
G. Summary of Experimental Results
We implemented bit weaving and conducted experiments on both real-world and synthetic packet classifiers. Our experimental results show that bit weaving is an effective stand-alone compression technique as it achieves an average compression ratio of 23.6% and that bit weaving finds compression opportunities that other methods miss. Specifically, bit weaving improves the prior TCAM optimization techniques of TCAM Razor [16] , and Topological Transformation [18] by an average of 12.8% and 36.5%, respectively.
The rest of this paper proceeds as follows. We start by reviewing related work in Section II. We define bit swapping in Section III and bit merging in Section IV. In Section V, we discuss how bit weaving supports incremental updates, how bit weaving can be composed with other compression methods, and the complexity bounds of bit weaving. We show our experimental results on both real-life and synthetic packet classifiers in Section VI, and we give concluding remarks in Section VII.
II. RELATED WORK TCAM-based packet classification systems have been widely deployed due to their (1) classification time. This has led to a significant amount of work that explores ways to efficiently store packet classifiers within TCAMs. Prior work falls into three broad categories: classifier compression, range encoding, and circuit and hardware modification.
A. Classifier Compression
Classifier compression converts a given packet classifier to another semantically equivalent packet classifier that requires fewer TCAM entries. Several classifier compression schemes have been proposed [3] , [6] , [7] , [12] , [16] , [23] . The work is either focused on one-dimensional and two dimensional packet classifiers [3] , [7] , [23] , or it is focused on compressing packet classifiers with more than 2 dimensions [6] , [12] , [14] , [16] . Liu and Gouda proposed the first algorithm for eliminating all the redundant rules in a packet classifier [12] , and we presented a more efficient redundancy removal algorithm [14] . Dong et al. proposed schemes to reduce range expansion by repeatedly expanding or trimming ranges to prefix boundaries [6] . Their schemes use redundancy removal algorithms [12] to test whether each modification changes the semantics of the classifier. We proposed a greedy algorithm that finds locally minimal prefix solutions along each field and combines these solutions into a smaller equivalent prefix packet classifier [16] .
Bit weaving differs from these previous efforts in that it is the first classifier minimization algorithm that produces equivalent non-prefix packet classifiers given an arbitrary number of fields and decisions. Furthermore, bit weaving is the first algorithm whose worst-case running time is polynomial with respect to the number of fields within a classifier.
B. Range Encoding
Range encoding schemes cope with range expansion by developing a new representation for important packets and intervals. For example, a new representation for interval [1, 65534] may be developed so that this interval can be represented with one TCAM entry rather than 900 prefix entries. Previous range encoding schemes fall into two categories: database independent encoding schemes [4] , [9] , where each rule is encoded according to standard encoding scheme, and database dependent encoding schemes [5] , [15] , [18] , [20] , [26] , where the encoding of each rule depends on the intervals present within the classifier. While range encoding methods do mitigate the effects of prefix expansion, they require either extra hardware or more per packet processing time.
C. Circuit and Hardware Modification
Spitznagel et al. proposed adding comparators at each entry level to better accommodate range matching [22] . While this research direction is important, our contribution does not require circuit-level modifications to hardware. Zheng et al. developed load balancing algorithms for TCAM based systems to exploit chip level parallelism to increase classifier throughput with multiple TCAM chips without having to copy the complete classifier to every TCAM chip [28] , [29] . This work may benefit from bit weaving since fewer rules would need to be distributed among the TCAM chips.
III. BIT SWAPPING In this section, we present a new technique called bit swapping. It is the first part of our bit weaving approach.
A. Prefix Bit Swapping Algorithm Definition III.1 (Bit-swap). A bit-swap of a length ternary string is a permutation of the ternary bits; that is, rearranges the order of the ternary bits of . The resulting permuted ternary string is denoted ( ). □
For example, if is permutation 312 and string is 0 * 1, then ( ) = 10 * . For any length string, there are ! different bit-swaps. Bit-swap is a prefix bit-swap of if the permuted string ( ) is in prefix format. Let ( ) denote the set of prefix bit-swaps for : specifically, the bit-swaps that move the * bits of to the end of the string.
A bit-swap can be applied to a list ℓ of ternary strings ⟨ 1 , . . . , ⟩ where ℓ is typically a list of consecutive rules in a packet classifier. The resulting list of permuted strings is denoted as (ℓ). Bit-swap is a prefix bit-swap for ℓ if is a prefix bit-swap for every string in list ℓ for 1 ≤ ≤ . Let (ℓ) denote the set of prefix bit-swaps for list ℓ. It follows that (ℓ) = ∩ =1 ( ).
Prefix bit-swaps are useful for two main reasons. First, we can minimize prefix rule lists using algorithms in [7] , [16] , [23] . Second, prefix format facilitates the second key idea of bit weaving, bit merging (Section IV). After bit merging, the classifier is reverted to its original bit order, which typically results in a non-prefix format classifier.
Unfortunately, many lists of string ℓ have no prefix bitswaps which means that (ℓ) = ∅. For example, the list ⟨0 * , * 0⟩ does not have a prefix bit-swap. We now give the necessary and sufficient conditions for (ℓ) ∕ = ∅ after defining the following notation.
Given that each ternary string denotes a set of binary strings, we define two new operators for ternary strings:0( ) and ⊑. For any ternary string ,0( ) denotes the resulting ternary string where every 1 in is replaced by 0. For example, 0(1*)=0*. For any two ternary strings and , ⊑ if and only if0( ) ⊆0( ). For example, 1*⊑0* becausê 0(1*)=0*={00, 01} ⊆ {00, 01}=0(0*).
Definition III.2 (Cross Pattern). Given two ternary strings
1 and 2 , a cross pattern on 1 and 2 exists if and only if
. In such cases, we say that 1 crosses
. □
We first observe that bit swaps have no effect on whether or not two strings cross each other. 
Proof: (implication)
It is given that there exists a prefix bit-swap ∈ (ℓ). Suppose that string crosses string . According to Observation III.1, ( ) crosses ( ). This implies that one of the two ternary strings ( ) and ( ) has a * before a 0 or 1 and is not in prefix format. Thus, is not in (ℓ), which is a contradiction.
(converse) It is given that no two ternary strings cross each other. It follows that we can impose a total order on the ternary strings in ℓ using the relation ⊑. Note, there may be more than one total order if ⊑ and ⊑ for some values of and . Let us reorder the ternary strings in ℓ according to this total order; that is,
Any bit swap that puts the * bit positions of ′ 1 last, preceded by the * bit positions of ′ 2 , . . . , preceded by the * bit positions of ′ , finally preceded by all the remaining bit positions will be a prefix bit-swap for ℓ. Thus, the result follows.
Theorem III.1 gives us a simple algorithm for detecting whether a prefix bit-swap exists for a list of ternary strings. If a prefix bit-swap exists, the proof of Theorem III.1 gives us an algorithm for constructing a prefix bit-swap as shown in Algorithm 1. The algorithm sorts bit columns in an increasing order by the number of strings that have a * in that column.
Before we formally present our bit swapping algorithm, we define the concepts of bit matrix and decision array for a possibly incomplete rule list (i.e., there may exist a packet that none of the rules matches). . ] defined by a rule list, our bit swapping algorithm swaps the columns in such that for any two columns and in the resulting bit matrix ′ where < , the number of *s in the -th column is less than or equal to the number of *s in the -th column. and . Usually, 1 will not be equivalent to 2 . This is not an issue. The key is that if we revert the bit-swap on any rule list 3 that is equivalent to 2 , the resulting rule list 4 will be equivalent to 1 . 
B. Minimal Cross-Free Classifier Partitioning Algorithm
Given a classifier ℂ, if (ℂ) = ∅, we cut ℂ into partitions where each partition has no cross patterns and thus has a prefix bit-swap. We treat classifier ℂ as a list of ternary strings by ignoring the decision of each rule.
Given an -rule classifier ℂ = ⟨ 1 , . . . , ⟩, a partition ℙ on ℂ is a list of consecutive rules ⟨ , . . . , ⟩ in ℂ for some and such that 1 ≤ ≤ ≤ . A partitioning, ℙ 1 , . . . , ℙ , of ℂ is a series of partitions on ℂ such that the concatenation of ℙ 1 , . . . , ℙ is ℂ. A partitioning is cross-free if and only if each partition has no cross patterns. Given a classifier ℂ, a crossfree partitioning with partitions is minimal if and only if any partitioning of ℂ with − 1 partitions is not cross-free. The goal of classifier partitioning is to find a minimal cross-free partitioning for a given classifier. We then apply independent prefix bit-swaps to each partition. We give an algorithm, depicted in Algorithm 2, that finds a minimal cross-free partitioning for a given classifier. At any time, we have one active partition. The initial active partition is the last rule of the classifier. We consider each rule in the classifier in reverse order and attempt to add it to the active partition. If the current rule crosses any rule in the active partition, that partition is completed, and the active partition is reset to contain only the new rule. We process rules in reverse order to facilitate efficient incremental update (Section V-B). New rules are more likely to be added to the front of a classifier than at the end. It is not hard to prove that this algorithm produces a minimal cross-free partitioning for any given classifier.
The core operation in our cross-free partitioning algorithm is to check whether two ternary strings cross each other. We can efficiently perform this check based on Theorem III.2. For any ternary string of length , we define the bit mask of , denoted ( ), to be a binary string of length where the -th bit (0 ≤ < ) For example, given two ternary strings 1 = 01 * 0 and 2 = 101 * , whose bit masks are Figure 3 shows the execution of our bit weaving algorithm on an example classifier. Here we describe the bit swapping portion of that execution. The input classifier has 10 prefix rules with three decisions (0, 1, and 2) over two fields 1 and 2 , where 1 has two bits, and 2 has six bits. We begin by constructing a maximal cross-free partitioning of the classifier by starting at the last rule and working upward. We find that the seventh rule introduces a cross pattern with the eighth rule according to Theorem III.2. This results in splitting the classifier into two partitions. Second, we perform bit swapping on each partition, which converts each partition into a list of one-dimensional prefix rules.
C. Partial List Minimization Algorithm
We now describe how to minimize each bit-swapped partition where we view each partition as a list of 1-dimensional prefix rules. If a list of 1-dimensional prefix rules is complete (i.e., any packet has a matching rule in the list), we can use the algorithms in [7] , [23] to produce an equivalent minimal prefix rule list. However, the rule list in a partition is often incomplete; that is, there exist packets that do not match any rule in the partition.
Instead, we adapt the Weighted 1-Dimensional Prefix List Minimization Algorithm in [16] . Given a 1-dimensional packet classifier ℂ of prefix rules ⟨ 1 , 2 , ⋅ ⋅ ⋅ , ⟩, where {Decision( 1 ), Decision( 2 ), ⋅ ⋅ ⋅ , Decision( )} = { 1 , 2 , ⋅ ⋅ ⋅ , } and each decision is associated with a cost (i.e. weight) Cost(d i ) (for 1 ≤ ≤ ), the cost of packet classifier ℂ is defined as follows: Cost(ℂ) = ∑ =1 Cost(Decision( )). For any packet classifier ℂ, we use {ℂ} to denote the set of all classifiers that are equivalent to ℂ. The problem of weighted one-dimensional TCAM minimization is defined as follows: given a one-dimensional packet classifier ℂ 1 where each decision is associated with a cost, find a prefix classifier ℂ 2 ∈ {ℂ 1 } such that for any prefix classifier ℂ ∈ {ℂ 1 }, the condition Cost(ℂ 2 ) ≤ Cost(ℂ) holds.
We adapt the Weighted 1-Dimensional Prefix List Minimization Algorithm in [16] to minimize a partial 1-dimensional prefix rule list over field as follows. Let { 1 , 2 , ⋅ ⋅ ⋅ , } be the set of all the decisions of the rules in . Let denote the list of prefix rules that is the complement of (i.e., any packet has one matching rule in either or , but not both) and each rule in is assigned the same decision +1 that is not in { 1 , 2 , ⋅ ⋅ ⋅ , }). First, we assign each decision in { 1 , 2 , ⋅ ⋅ ⋅ , } a weight of 1 and the decision +1 a weight of | ( )|, the size of the domain . Second, we concatenate with to form a complete prefix classifier ′ , and run the weighted 1-dimensional prefix list minimization algorithm in [16] on ′ . Since this algorithm outputs a prefix classifier whose sum of the decision weights is the minimum, our weight assignment guarantees that decision +1 only appears in the last rule in the minimized prefix classifier. Let ′′ be the resulting minimized prefix classifier. Finally, we remove the last rule from ′′ . The resulting prefix list is the minimal prefix list that is equivalent to .
Continuing the example from Figure 3 , we use the partial prefix list minimization algorithm to minimize each partition to its minimal prefix representation. In this example, this step eliminates one rule from the bottom partition.
IV. BIT MERGING
In this section, we present bit merging, the second part of our bit weaving approach. The fundamental idea behind bit merging is to repeatedly find in a classifier two ternary strings that differ only in one bit and replace them with a single ternary string where the differing bit is * .
A. Definitions
Two ternary strings 1 and 2 are ternary adjacent if they differ only in one bit, i.e., their hamming distance [8] is one. The ternary string produced by replacing the one differing bit by a * in 1 (or 2 ) is called the ternary cover of 1 and 2 . For example, 0 * * is the ternary cover of 00 * and 01 * . We call the process of replacing two ternary adjacent strings by their cover bit merging or just merging. For example, we can merge 00 * and 01 * to form their cover 0 * * .
We now define how to bit merge (or just merge) two rules. For any rule , we use ℙ( ) to denote the predicate of . Two rules and are ternary adjacent if their predicates ℙ( ) and ℙ( ) are ternary adjacent. The merger of ternary adjacent rules and is a rule whose predicate is the ternary cover of ℙ( ) and ℙ( ) and whose decision is the decision of rule . We give a necessary and sufficient condition where bit merging two rules does not change the semantics of a classifier.
Theorem IV.1. Two rules in a classifier can be merged into one rule without changing the classifier semantics if and only if they satisfy the following three conditions: (1) they can be moved to be positionally adjacent without changing the semantics of the classifier; (2) they are ternary adjacent; (3) they have the same decision. □
The basic idea of bit merging is to repeatedly find two rules in the same bit-swapped partition that can be merged based on the three conditions in Theorem IV.1. We do not consider merging rules from different bit-swapped partitions because any two bits from the same column in the two bit-swapped rules may correspond to different columns in the original rules.
B. Bit Merging Algorithm (BMA) 1) Prefix Chunking:
To address the first condition in Theorem IV.1, we need to quickly determine what rules in a bitswapped partition can be moved together without changing the semantics of the partition (or classifier). For any 1-dimensional minimum prefix classifier ℂ, let ℂ denote the prefix classifier formed by sorting all the rules in ℂ in decreasing order of prefix length. We prove that ℂ ≡ ℂ if ℂ is a 1-dimensional minimum prefix classifier in Theorem IV.2.
Before we introduce and prove Theorem IV.2, we first present Lemma IV.1. A rule is upward redundant if and only if there are no packets whose first matching rule is [12] . Clearly, upward redundant rules can be removed from a classifier with no change in semantics. This means that ℙ( ) is strictly longer than ℙ( ). This implies that is also listed before in ℂ . Thus, the result follows.
Based on Theorem IV.2, given a minimum sized prefix bitswapped partition, we first sort the rules in decreasing order of their prefix length. Second, we further partition the rules into prefix chunks based on their prefix length. By Theorem IV.2, the order of the rules within each prefix chunk is irrelevant.
2) Bit-Mask Grouping: To address the second condition in Theorem IV.1, we need to quickly determine what rules are ternary adjacent. Based on Theorem IV.3, we can significantly reduce our search space by searching for mergeable rules only among the rules which have the same bit mask and decision.
Theorem IV.3. Given a list of rules such that the rules have the same decision and no rule's predicate is a proper subset of another rule's predicate, if two rules are mergeable, then the bit masks of their predicates are the same.
Proof: Suppose in such a list there are two rules and that are mergeable and have different bit masks. Because they are mergeable, ℙ( ) and ℙ( ) differ in only one bit. Because the bit masks are different, one predicate, say ℙ( ), must have a * and the other predicate, ℙ( ), must have a 0 or 1 in that bit column. Thus, ℙ( ) ⊂ ℙ( ), which is a contradiction.
3) Algorithm and Optimality: The bit merging algorithm (BMA) works as follows. BMA takes as input a minimum, possibly incomplete prefix classifier ℂ that corresponds to a cross-free partition generated by bit swapping. BMA first creates classifier ℂ by sorting the rules of ℂ in decreasing order of their prefix length and partitions ℂ into prefix chunks. Second, for each prefix chunk, BMA groups all the rules with the same bit mask and decision together, eliminates duplicate rules, and searches within each group for mergeable rules. The second step repeats until no group contains rules that can be merged. Let ℂ ′ denote the output of the algorithm. Figure 4 demonstrates how BMA works. On the leftmost side is the first partition from Figure 3 . On the first pass, eight ternary rules are generated from the original seven. For example, the top two rules produce the rule 1000*0** → 1. These eight rules are grouped into four groups with identical bit masks. On the second pass, two unique rules are produced by merging rules from the four groups. Since each rule is in a separate group, no further merges are possible and the algorithm finishes. Algorithm 3 shows the general algorithm for BMA. 
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The correctness of this algorithm, ℂ ′ ≡ ℂ, is guaranteed because we only combine mergeable rules. We now prove that BMA is locally optimal as stated in Theorem IV.4. Proof: Within each prefix chunk, after applying BMA, there are no pairs of mergeable rules for two reasons. First, by Theorem IV.3 and Lemma IV.2, in each run of the second step of the algorithm, all mergeable rules are merged. Second, repeatedly applying the second step of the algorithm guarantees that there are no mergeable rules in the end.
We now prove that any two rules from different prefix chunks cannot be merged. Let and be two rules from two different prefix chunks in ℂ ′ with the same decision. Suppose is from the prefix chunk of length and is from the prefix chunk of length where > . By Lemma IV.3, the -th bit of 's predicate must be 0 or 1. Because > , the -th bit of 's predicate must be * . Thus, if and are mergeable, then and should only differ in the -th bit of their predicates, which means ℙ( ) ⊂ ℙ( ). This conflicts with Lemma IV.2.
Continuing the example in Figure 3 , we perform bit merging on both partitions to reduce the first partition to two rules. Finally, we revert each partition back to its original bit order. After reverting each partition's bit order, we recover the complete classifier by appending the partitions together. In Figure 3 , the final classifier has four rules.
V. DISCUSSION
A. Redundancy Removal
Our bit weaving algorithm uses the redundancy removal procedure [12] as both the preprocessing and postprocessing step. We apply redundancy removal at the beginning because redundant rules may introduce more cross patterns. We apply redundancy removal at the end because our incomplete 1-dimensional prefix list minimization algorithm may introduce redundant rules across different partitions.
B. Incremental Classifier Updates
Classifier rules periodically need to be updated when networking services change. When classifiers are updated manually by network administrators, timing is not a concern and rerunning the fast bit weaving algorithm will suffice. When classifiers are updated automatically in an incremental fashion, fast updates may be very important.
Bit weaving supports efficient incremental classifier updates by confining change impact to one cross-free partition. An incremental classifier change is typically inserting a new rule, deleting an existing rule, or modifying a rule. Given a change, we first locate the cross-free partition where the change occurs by consulting a precomputed list of all the rules in each partition. Then we rerun the bit weaving algorithm on the affected partition. We may need to further divide the partition into two cross-free partitions if the change introduces a cross pattern. Note that deleting a rule never introduces cross patterns. We generated our partitions by processing rules in reverse order because new rules are most likely to be placed at the front of a classifier.
The experimental data used in Section VI indicates that only 2.7% of partitions have more than 32 rules and 0.6% of partitions have more than 128 rules for real life classifiers. For synthetic classifiers, these percentages are 17.3% and 0.9%, respectively. For these classifiers, incremental classifier updates are fast and efficient. To further evaluate the incremental update times, we divided each classifier into a top half and a bottom half. We constructed a classifier for the bottom half and then incrementally added each rule from the top half classifier. Using this test, we found that incrementally adding a single rule takes on average 2ms with a standard deviation of 4ms for real world classifiers, and 6ms with a standard deviation of 5ms for synthetically generated classifiers.
C. Composability of Bit Weaving
Bit weaving, like redundancy removal, never returns a classifier that is larger than its input. Thus, bit weaving, like redundancy removal, can be composed with other classifier minimization schemes. Since bit weaving is an efficient algorithm, we can apply it as a postprocessing step with little performance penalty. As bit weaving uses techniques that are significantly different than other compression techniques, it can often provide additional compression.
We can also enhance other compression techniques by using bit weaving, in particular bit merging, within them. Specifically, multiple techniques [5] , [16] - [18] , [20] rely on generating single field TCAM tables. These approaches generate minimal prefix tables, but minimal prefix tables can be further compressed by applying bit merging. Therefore, every such technique can be enhanced with bit merging (or more generally bit weaving).
For example, TCAM Razor [16] compresses multiple field classifiers by converting a classifier into multiple single field classifiers, finding the minimal prefix classifiers for these classifiers, and then constructing a new prefix field classifier from the prefix lists. A natural enhancement is to use bit merging to convert the minimal prefix rule lists into smaller non-prefix rule lists. In our experiments, bit weaving enhanced TCAM Razor yields significantly better compression results than TCAM Razor alone.
Range encoding techniques [5] , [15] , [18] , [20] , [26] can also be enhanced by bit merging. Range encoding techniques require lookup tables to encode fields of incoming packets. When such tables are stored in TCAM, they are stored as single field classifiers. Bit merging offers a low cost method to further compress these lookup tables. Our results show that bit merging significantly compresses the lookup tables formed by the topological transformation technique [18] .
D. Complexity Analysis
The most computationally expensive stage of bit weaving is bit merging. With the application of the binomial theorem, we arrive at a worst case time complexity of (b× 5 2 ) where is the number of bits within a rule predicate, and is the number of rules in the input. Therefore, bit weaving is the first polynomial-time algorithm with a worst-case time complexity that is independent of the number of fields in that classifier. This complexity analysis excludes redundancy removal because redundancy removal is an optional pre/postprocessing step. The space complexity of bit weaving is dominated by finding the minimum prefix list. For a complete complexity analysis of bit weaving, see [19] .
VI. EXPERIMENTAL RESULTS
In this section, we evaluate the effectiveness and efficiency of bit weaving on both real-world and synthetic packet classifiers. First, we compare the relative effectiveness of Bit Weaving (BW) and the state-of-the-art classifier compression scheme, TCAM Razor (TR) [16] . Then, we evaluate how much additional compression results from enhancing prior compression techniques TCAM Razor and Topological Transformation (TT) [18] with bit weaving.
A. Evaluation Metrics and Data Sets
We first define the following notation. We use to denote a classifier, | | to denote the number of rules in , to denote a set of classifiers, to denote a classifier minimization algorithm, A( ) to denote the classifier produced by applying algorithm on , and Direct( ) to denote the classifier produced by applying direct prefix expansion on .
We define six basic metrics for assessing the performance of classifier minimization algorithm on a set of classifiers as shown in Table II . The improvement ratio of ′ over assesses how much additional compression is achieved when adding ′ to . does well when it achieves small compression and expansion ratios and large improvement ratios.
Compression Ratio Average Total
TABLE II METRICS FOR ON A SET OF CLASSIFIERS
We use to denote a set of 25 real-world packet classifiers that we performed experiments on. The classifiers range in size from a handful of rules to thousands of rules. We obtained from several network service providers where many classifiers from the same provider are structurally similar varying only in the IP prefixes of some rules. When we run any compression algorithms on these structurally similar classifiers, we get essentially identical results. We eliminated the resulting double counting of results that would bias the resulting averages by randomly choosing a single classifier from each set of structurally similar classifiers to be in . We then split into two groups, and , where the expansion ratio of direct expansion is less then 2 in and the expansion ratio of direct expansion is greater than 40 in . We have no classifiers where the expansion ratio of direct expansion is between 2 and 40. It turns out | | = 12 and | | = 13. By separating these classifiers into two groups, we can determine how well our techniques work on classifiers Due to security concerns, it is difficult to acquire a large quantity of real-world classifiers. We generated a set of 150 synthetic classifiers with the number of rules ranging from 250 to 8000. The predicate of each rule has five fields: source IP, destination IP, source port, destination port, and protocol. We based our generation method upon Singh et al. ' s [21] model of synthetic rules. We also performed experiments on , a set of 490 classifiers produced by Taylor&Turner's Classbench [25] . These classifiers were generated using the parameters files downloaded from Taylor's web site (http: //www.arl.wustl.edu/ ∼ det3/ClassBench/index.htm). To represent a wide range of classifiers, we chose a uniform sampling of the allowed values for the parameters of smoothness, address scope, and application scope.
To stress test the sensitivity of our algorithms to the number of classifier decisions, we created a set of classifiers RL (and thus RLa and RLb ) by replacing the decision of every rule in each classifier by a unique decision. Similarly, we created the set . Thus, each classifier in RL (or SYN ) has the maximum possible number of distinct decisions. Table III shows the average and total compression ratios, and the average and total expansion ratios for TCAM Razor and Bit Weaving on all nine data sets. Figures 5 and 6 show the specific compression ratios for all of our real-world classifiers, and Figures 7 and 8 show the specific expansion ratios for all of our real-world classifiers. Clearly, bit weaving is an effective algorithm with an average compression ratio of 23.6% on our real-world classifiers and 34.6% when these classifiers have unique decisions. This is very similar to TCAM Razor, the previous best known-compression method.
B. Effectiveness of Bit Weaving Alone
One interesting observation is that TCAM Razor and bit weaving seem to be complementary techniques. That is, TCAM Razor and bit weaving seem to find and exploit different compression opportunities. Bit weaving is more effective on while TCAM Razor is more effective on . TCAM Razor is more effective on classifiers that suffer from range expansion because it has more options to mitigate range expansion including introducing new rules to eliminate bad ranges. On the other hand, by exploiting non-prefix optimizations, bit weaving's ability to find rules that can be merged is more effective than TCAM Razor on classifiers that do not experience significant range expansion. Table III shows the improvement to average and total compression and expansion ratios when TCAM Razor and Topological Transformation are enhanced with bit weaving on all nine data sets. Figures 9 and 10 show how bit weaving improved compression for each of our real-world classifiers.
C. Improvement Effectiveness of Bit Weaving
Our results for enhancing TCAM Razor with bit weaving is actually the best result from three different possible compositions: bit weaving alone, TCAM Razor followed by bit weaving, and a TCAM Razor algorithm that uses bit merging to generate non-prefix classifiers. Topological Transformation is enhanced by performing bit merging on each of its encoding tables. We do not perform bit weaving on the encoded classifier because the nature of Topological Transformation produces encoded classifiers that do not benefit from nonprefix encoding. Therefore, for Topological Transformation, we report only the improvement to storing the encoding tables.
Bit 
D. Efficiency
We implemented all algorithms on Microsoft .Net framework 2.0. Our experiments were carried out on a desktop PC running Windows XP with 8G memory and a single 2.81 GHz AMD Athlon 64 X2 5400+. All algorithms used a single processor core. On , the minimum, mean, median, and maximum running times of our bit weaving algorithm (excluding the time of running the redundancy removal algorithm before and after running our bit weaving algorithm) were 0.0002, 0.0339, 0.0218, and 0.1554 seconds, respectively; on , the minimum, mean, median, and maximum running times of our bit weaving algorithm were 0.0003, 0.2151, 0.0419, and 1.7842 seconds, respectively. On synthetic rules, the running time of bit weaving grows linearly with the number of rules in a classifier, where the average running time for classifiers of 8000 rules is 0.2003 seconds.
VII. CONCLUSION
Bit weaving is the first TCAM compression method that can create non-prefix field classifiers and runs in polynomial time regardless of the number of fields in each rule. It also supports fast incremental updates to classifiers, and it can be deployed on existing classification hardware. Given its speed and its ability to find different compression opportunities than existing compression schemes, bit weaving should always be used, either by itself or as a postprocessing routine, whenever TCAM classifier compression is needed.
